收藏本站
3–10
1
Chapter 3: Parameter Settings
Specify the Input and Output Specifications
The FIR Compiler calculates how many bits your filter requires for full resolution
using two methods: actual coefficients or the coefficient bit widths. These parameters
define the maximum positive and negative output values. Select either Bit Width
Only or Actual Coefficients in the Output Specification drop-down box. The FIR
Compiler will extrapolate the number of bits required to represent that range of
values. For full precision, you must use this number of bits in your system.
If your filter has coefficient reloading or multiple sets of coefficients, you must select
Bit Width Only .
You can use full or limited precision for the filtered output ( out ). To use full precision,
leave the Output Number System set to Full Resolution (default). To limit the
precision, select Custom Resolution or Signed Binary Fractional from the drop down
box.
When the Output Number System is set to Custom Resolution , you can choose to
truncate or saturate the most significant bit (MSB) and to truncate or round the least
significant bit (LSB). Saturation, truncation, and rounding are non-linear operations.
Table 3–2 shows the options for limiting the precision of your filter.
Table 3–2. Options for Limiting Precision
Bit Range
MSB
LSB
Option
Truncate
Saturate
Truncate
Round
Result
In truncation, the filter disregards specified bits. ( Figure 3–8 ).
In saturation, if the filtered output is greater than the maximum positive
or negative value that can be represented, the output is forced (or
saturated) to the maximum positive or negative value.
Same process as for MSB.
The output is rounded away from zero.
Figure 3–8 shows an example of removing bits from the MSB and LSB.
Figure 3–8. Removing Bits from the MSB and LSB
Bits Removed from MSB
Bits Removed from LSB
Bits Removed from both MSB & LSB
D15
D14
D15
D14
D11
D10
D15
D14
D13
D12
D11
D10
.
.
.
.
.
.
.
D1
D13
D12
.
.
D10
D9
.
.
D9
D8
.
.
D0
Full
Precision
D9
D8
.
.
D0
Limited
Precision
D4
D3
D2
D1
D0
Full
Precision
D0
Limited
Precision
.
D3
D2
D1
D0
Full
Precision
.
D1
D0
Limited
Precision
Alternatively, you can select Signed Binary Fractional notation and specify the
number of bits to keep. The FIR Compiler displays how many bits are removed.
FIR Compiler User Guide
? May 2011 Altera Corporation
发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

*型号 *数量 厂商 批号 封装
添加更多采购

我的联系方式

*
*
*
相关PDF资料
IP-NCO IP NCO COMPILER
IP-NIOS IP NIOS II MEGACORE
IP-PCI/MT64 IP PCI 64BIT MASTER/TARGET
IP-PCIE/8 IP PCI EXPRESS, X8
IP-POSPHY4 IP POS-PHY L4
IP-RIOPHY IP RAPID I/O
IP-RLDRAMII IP RLDRAM II CONTROLLER
IP-RSDEC IP REED-SOLOMON DECODER
相关代理商/技术参数
IP-FIRII 功能描述:开发软件 FIR Compiler II MegaCore RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors
IPFLBPT2 制造商:Carlo Gavazzi 功能描述:IL 35MM MUSH P-P PL 22MM RED
IPG1-0-90 制造商:Sensata Technologies 功能描述:1 Pole
IPG1-1-41-203-90 制造商:Sensata Technologies 功能描述:1 Pole
IPG1-1-51-103-A-00-V 制造商:Sensata Technologies 功能描述:Circuit Breaker Magnetic 1Pole 10A 65VDC
IPG1-1-52-303-A-00-V 制造商:Sensata Technologies 功能描述:Circuit Breaker Magnetic 1Pole 30A 65VDC
IPG1-1-61-153-00-V 制造商:Airpax 功能描述:Circuit Breaker Magnetic Circuit Protectors 1Pole 15A 制造商:Sensata Technologies 功能描述:Circuit Breaker Magnetic Circuit Protectors 1Pole 15A
IPG1-1-61-153-90-V 制造商:Airpax 功能描述:Circuit Breaker Magnetic Circuit Protectors 1Pole 15A 制造商:Sensata Technologies 功能描述:Circuit Breaker Magnetic Circuit Protectors 1Pole 15A